Goldstar FC200 service manual

Scanned and converted to PDF by HansO, 2001

INDEX

CHAPTER 1.	HARDWARE CONFIGURATION	3
CHAPTER 2.	BASIC FUNCTION SPECIFICATION	6
CHAPTER 3.	CARTRIDGE	14
CHAPTER 4.	ADDRESS MAP	18
CHAPTER 5.	CONCEPTION OF THE SLOT	23
CHAPTER 6.	EXPLANATION OF MAIN CIRCUIT	28
CHAPTER 7.	CIRCUIT DIAGRAM	41
CHAPTER 8.	PARTS LOCATION .	53

1. 1 General Specification

*CPU Z-80A or Equivalence

*MEMORY ROM 32KB(MSX BASIC)

RAM 64KB

*CRT DISPLAY TEXT MODE 40chr 24line

GRAPHIC MODE 256:192dots

COLOR 16color

*CMT FSK METHOD

1200/2400 baud rate

*SOUND FUNCTION 8 octave, 3 tones output

*KEYBOARD Alphanumeric, graphic symbol

code symbols

°FLOPPY DISK 5½" supporting(MSX-DOS formatting)

31 "

*PRINTER 8 bit parallel(Centronics)


*ROM Cartridge I/O bus

Game cartridge, expansion bus cartridge


°Joystick 1 or 2

1. 2 SYSTEM CONFIGURATION

MUMINIMO



° SOFTWARE SUPPORT AREA



*The number of the slot is maxinum 16 containing system

2. I LSI SIFC.

"CPU Z80A or equivalence

CLOCK 3.579545MHZ

1 WAIT SIGNAL is inserted after each M1

cvcle.

"VDP TMS9129NL

3 PSG AY - 3 - 8910

*PPI INTEL-8255A

2. 2 MEMORY

* ROM

MSX BASIC INTERPRETER 32KB

° RAN

USER RAM :64KU

VIDEO RAM: 16KB


* There is 4 basic slot in system, and the system can access 256KB ROM, RAM. And it can have maximum 1M byte memory area.

* Basic ROM exists form 0000H to 7FFFFH, and RAM exists from FFFFH to lower address. Refer to Chapter 4. for details.

2. 3 INTERRUPT

- * NMI --- Not use, MSX BASIC has RAM HOOK.
- * INT--- VDP or cartridge bus can input external interrupt signal.VDP inputs interrupt sign!

 to CPU on every 1/50 sec, then CPU restarts
 from 0038H.



2. 4 DISPLAY MODE

· LSI TMS9129NL

* Character:alphanumeric+graphic symbols (8×8 dots)

*Color :16 colors

* Sprite :possible *

* Display mode table

MODE	RESOLUTIO	N SIZE NO COLOR SPRITE DIPLAY
GRAPHIC I	240×192	8×8 256 16 0 29×24
GRAPHIC 2	240×192	8×8 768 16 0 29<24
MULTICOLO	R 64×48b k	4*4 - 16 0 29*24
техт	240×192	8×6 256 20f16 × 39×24

* NO: THE NUMBER OF PATTERN

)	D17		A 1	UH		. 1 1		(,,,,,	•											
				_	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
				Upper 4	0	0	D	٥	1	1	1	1	0	0	0	0	1	1	1	1	}
				4 Bit	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	
				=	0	1	0	}	0	3	0	1	0	1	0	1	0	1	0	1	
Lo	wer	4 E	 3it		0	1	2	3	4	5	6	7	8	9	A	B	С	D	E	F	
0	0	0	0	0	(NUCL)	1	(Spece)	0	@	P	•	p	ç	É	á	Ã	31 3 × 2	4	α	E	}
0	0	0	1	1	0		!	1	A	Q	a	q	Ū	æ	i	ã		X	β	±	
0	0	1	0	2	⊗		~	.2	В	R	ь	r	c	Æ	6	7			7	≥	
0	0	1	1	3	¥		#	3	С	s	c	s	à	ð	ΰ	7			π	≤	
0	1	0	0	4	•		\$	4	D	T	d	1	ā	ŏ	ñ	õ			Σ	r	
-0	1	0	1	5	6		%	5	E	U	e	u	à	.ه	Ñ	õ			σ	J	
0	1	1	0	6	A		&	6	F	v	ı	٧	3	ù	<u>a</u>	a			μ	÷	
D	1	1	1	7	•		•	7	G	w	g	w	ç	p	<u>o</u>	ũ			τ	~	
1	0	0	0	8			(8	Н	х	h	x	e	9	i	IJ		▽	ø	۰	
1	0	0	, 1	9	0)	9	1	Y	i	у	e	ŏ	F	ij		*	-0-	•	
1	0	j	0	A	0		*	:	J	z	j	z	e	Ü	7	*		*	Ω	•	
1	0	i	I	В	ರೆ		+.	;	ĸ	(k	1	ī	· ¢	. 1/2	~.			5	√ -	
1	1	0	0	С	ş	\bigvee	,	<	L	\	1		í,	£	3/4	\Diamond		الناهم	∞	η	
1	- 1	0	1	D	<u></u>		_	=	M]	m	1	;	¥	í	0/00	Ÿ		φ	2	
i	1	j	0	Е	力	\mathcal{T}		>	N	7	n	~	Ā	Pt	~		Á		€	1	
1	1	1	1		X	-	7	?	0		0	Δ	Å	1	>>	§			0	Buerti (FF)	


2. 9 PRINTER INTERFACE

- · STANDARD : S bit parallel.
- · LEVEL : TIL
 - * CONNECTOR : AMPHENOL 14 PIN

TERMINAL	NOISIGNAL	MIN CONNECTION
1	(PSTB	
2	PDBO	
3	PDB1	
4	PDB2	7 6 5 4 3 2 1
5	PDB3	
6	PDB4	
7	PDB5	
8	PDB6	14 13 12 11 10 9 8
9	PDB7	14 13 12 11 10 9 8
10	NC	
11	BUSY	· · · · · · · · · · · · · · · · · · ·
12	I NC I	pin arrangement toward the system
13	l NC	•
14	GND	

2. 10 THE LIST OF CONNECTOR

TERMINAL NAME	.	SPEC/STANDARD
VIDEO OUTPUT COMPOSITE SIGNAL RF SIGNAL	OUTPUT	RCA 2 PIN CONNECTOR RCA 2 PIN CONNECTOR
CASSETTE	- 1	DIN 8 PIN CONNECTOR
GENERAL I/O PORT	1	AMP 9 PIN CONNECTOR
PRINTER	T	AMPHENOL 14 PIN CONNECTOR
CARTRIDGE BUS	Ī	2.54 PITCH, 50 PIN CONNECTOR
AUDIO OUTPUT	Ī	RCA 2 PIN CONNECTOR



3.2 CARTRIDGE BUS SIGNAL

NO.	SIGNAL NAME	1/0	NO.	SIGNAL NAME	IZQ
1 3 5 7 9 11 13 15 17 19 21 22 22 27 23 33 35 37 39 41 43 47 49	CG1:N) CG12(H) Reserved +1 WAIT(N) +2 M1(N) IORG(N) WR(N) RESET(N) A9 A11 A7 A12 A14 A1 A3 A5 D1 D3 D5 D7 GND GND +5V +5U SUNDIN	00-100000000000000000000000000000000000	2 4 5 8 10 12 14 16 18 20 22 44 26 30 32 34 35 36 40 42 44 46 48 50	CS2(H) SLTSL(N) RFSH(N) INT(N) +2 BUSDIR MERG(N) AD(N) COMP. VIDEO A15 A10 A5 A8 A13 A0 A2 A4 D0 D2 D4 D6 CLOCK(3.58MHz) SW1 SW2 +12U -12U	000110000000000000000000000000000000000


^{*1 : &}quot;Reserved" means that this pin is prohibited to be $\vec{u_i}$ *2 : open collector state

3.3 CARTRIDGE BUS SIGNAL FUNCTION

NO.	SIGNAL MAME	CONTENTS
3 4 5	CS1 (N) CS2 (N) CS12 (N) SLTSL (N) Reserved	ROM 4000H~7FFFH ADDR.SELECTION SIGNAL ROM 8000H~BFFFH ADDR.SELECTION SIGNAL ROM 4000H~BFFFH ADDR.SELECTION SIGNAL SLOT SELECTION SIGNAL EACH SLOT
7	RESH (N) WAIT (N) INT (N)	REFRESH CYCLE SIGNAL WAIT REQUEST SIGNAL TO CPU INTERRUPT REQUEST SIGNAL TO CPU
9	M1 (N) BUSDIR	MACHINE LANGUAGE FETCH CYCLE DATA BUS DIRECTION SIGNAL
12	IORQ(N) MERQ(N)	INPUT/OUTPUT REQUEST SIGNAL MEMORY REQUEST SIGNAL
13 14 15	WR (N) RD (N) RESET (N)	WRITE CYCLE SIGNAL READ CYCLE SIGNAL CPU RESET SIGNAL
16	COMP. VIDEO A0~A15	COMPOSITE VIDEO SIGNAL ADDRESS BUS SIGNAL
33-40 41,43	D8~D7 GND	DATA BUS SIGNAL SIGNAL GROUND
44,46	CLOCK SW1,SW2	CPU CLOCK:3.58MHz FOR SYSTEM, PROTECTION & AUTO RESET
	+12V SUNDIN	+5V POWER +12V POWER EXTERNAL SOUND INPUT(-5dbm)
•	-120	-12V POWER

4. 1 MEMORY MAP

* The following diagram is the memory map.



1/0	ADRS	DEVICE	

		10 AD	OR RW CONTEN
Eθ		81198	W LVRAM DAT
D8	}	- 1	IR IVRAM DAT
17.0		81199	W COMMAND,
		-	R STATUS R
-00		BIIAU	W ADDRESS
		LAHS	W DATA WRIT
		&11A2	R DATA REAL
CO		81148	W PORT-A DA
		j	IR I
		eahs	W PORT-B D
		}	R
BO		AAHS	W PORT C D
	PPI		IR I
48		&нав	W MODE SET
	PSG	06118	W STROBE OL
A0			R STATUS I
98	VDP	8н91	W PRINT DA
50	PRINTER	GII 3 1	IN IERINI DA
90			i
ĺ	RS-232C		
80			
00			
	•		

IO A	DRIRV	/ CONTENT	INDEX
81198	K	VRAM DATA WRITE VRAM DATA READ	9129
&1199	W R	COMMAND, ADDRESS SET STATUS READ	
8HAO	I W	ADDRESS LATCH .	AY-3-8910
811A 1 811A 2		DATA WRITE DATA READ	
вилв	W R	PORT-A DATA WRITE READ	8255a
елн3	W R	PORT-B DATA WRITE read	
&HAA	W R	PORT-C DATA WRITE READ	İ
&нав	. W	MODE SET	i .
81190		STROBE OUTPUT(b0)	LATCH OUT
&H91		PRINT DATA	BUSY '1' LATCH OUT

4.3 PPI BIT ASSIGNMENT

PORT	BIT	170	NAME	FUNCTION
۸	Ŷ	O,	ESOL	SLOT I FOR 0000 3FFF
	2	()	CSH.	SLOT 10 FOR-4000-7FFF
	3	G	csm	
	4	0	CS2L	SLOT 1D FOR 8000 BFFF
	5		cs2H	
	6	O	CS3L	SLOT ID FOR COOO FFFF
	7		្តçន្ទង្គ	
В	0-7	I		KEYBOARD RETURN
. = = = = = :	****	22.113		
C	0	0	KBO	TEYSCAN OUTPUT
1	1		КВ1	•
	2		кв2	
-	3		квз	
	4	0	CASON	CASSETTE MOTOR ON(L=ON)
}	5	0	CASW	CASSETTE WRITE SIGNAL
	6	0	CAPS.	DRIVES CAPS INDICATER
	7	0	SOUND	ONE BIT OUTPUT FOR EXTRA
				SOUND OUTPUT

4.4 PSG BUT ASSIGNMENT

PORT	BIT	170 .	CONNCECTOR	JOYSTICK	,	
۸	0	1	J3 1 *1 J4 1 *2	FWD1 FWD2	Annual Control of the	
	1	1	J3 2 +1	BACK1	The state of the s	
			J4 2 *2	BACK2		
	2	. 1	J3-3 *1	LEFT1		
		1	<u>J4:3 *2</u>	LEFT2		***************************************
	3	1	J3 4 *1	RIGHTI		
			J4+4 *2	R1GHT2		
	Z ₄	1	J3 6 *1	TRGAI	•	
			J4·6 *2	TRGA2		
	• 5	1	J3-7 *1	TRGB1		
			.J4-7 *2	TRGB2		
	6	i	KEY MATRI	X SELECTOR		
•	7	1	CSAR (CAS	SSETTE READ SIG	NAL)	
В	0	()	J3-6 *3	= = = = = = = = = = = = = = = = = = = =		
	ì		J3-7 *3		•	
	2		J4-6 *3		· · · · · · · · ·	
	3		J4-7 *3			
	4		J3-8	•		
	5		J4-8			
	6		PORT-A INF	UT SELECT		
	7				÷ .	
		======	**********		. = = = = = = = = = =	

^{*1} VALID ONLY WHILE PORT-B/BIT-6 IS L

*OTHER PINS ON J3.J4

J3-5,J4-5 +5V

J3-9,J4-9 GND

^{*2} VALID ONLY WHILE PORT-B/BIT-6 IS H

³ SET H IF NOT USED AS AN OUTPUT. OPEN CLLECTOR OUTPUT.

^{*4} is not supplied in the minimum configuration.

5.1 RAM EXPANSION

MSX BASIC requires a continous area in memory from FFFF to the lower memory area. Expansion RAM should be located just under the existing RAM to make a continuous wea available to BASIC.

when the minimum memory system configuration contains 8k RAM from E000-FFFF, memory must still be incremented by 16k as the SLOT SELECT SIGNAL works on a 16k unit basis. In this case the original 8k of RAM are not used and the expansion of results in a total of 16k memory not 24k.

There are two kinds of 16k RAM cartridges available.One is for the 8k RAM minimum system and the other for those machine which comes with 16k RAM.While both cartridges contain 16k of RAM they must not be confused with one another and care must be taken that they are installed properly.

Computers with 8k RAM to start with use 16k RAM from FFFF to $cooo_{\odot}$

Computers with 16k RAM to start with use 16k RAM Expansion Cartridges with RAM from BFFF to 8000.

MSX BASIC OCCUPIES THE RAM from 8000 to FFF and cannot use RAM from 0000 to 7FFF.

5. 2 SLOT EXPANSION

The four slots which come with the minimum system are called, the BASIC SLOTS and from each of these BASIC SLOTS other slots can be added to expand the system. To select an expanded slot, the BASIC SLOT to which is belong must first be selected.

This is not necessary in systems in which there is a function which can inhibit the BASIC SLOT.

Up to four slots can be connected to each BASIC SLOT without using a buffer. Five or more slots can be connected using the buffer for the cartridge bus.

Since the CPU cannot distinguish whether a cartridge is before or after the buffer, a circuit which accepts a signal from the cartridge to distinguish the derection of the buffer is installed. The signal from the cartridge is called BUSDIR. In some cases, however, this signal is not necessary and the cartridge circuit can be simplified using:

In some cases, however, this signal is not necessary and the cartridge circuit can be simplified using:

- (1) A cartridge which accepts but never sends data to the CPU.IN this case the buffer always works outward and never inward.
- (2) A memory cartridge. In this case, the bus derection can be distinguished from the signals available(Slot Select, Memory Request, Read, Write)


Thus ROM cartridges can be made inexpensively.


5. 3 SLOT

WHAT IS A "SLOT"?

The word "slot" is used here with a special meaning. It does not refer to the cartridge connector slot familiar to Apple 2 users. Slot here is somewhat similar to a memory tank because it is a block of 64k of memory. It is also similar to a "hardware slot" because the CPU names each slot and relects a slot on the cartridge bus is called the "Slot Select Signal".

Note that we are discussing the slot from the point of view of software and the number of physical cartridge slots will be discussed in another section.






WHY USE SLOTS ?

On a system with an ordinary bank memory semplevery device in the same memory area receives the same select signals. This makes it impossible to put two or more devices on the same operation or even damages it.

Using slots makes it possible to put several edvices in the same address but in different stats. It stso makes it possible to put programs in the same area.

As a result, the slot makes for a more flexible environment and adds more expandability to the system.

*** EXPANSION CARTRIDGE SELECT SIGNAL CIRCUIT



€ 1.CPU-SLOT CIRCUIT

CPU(Z-80A) clock is derived from the wideo display processor TMS9129.

Using the TR Q3(26C1815) in main reset circuit, turning the rower switch on made negative fulse, set CPU and other processor resetted.

MSX system has four stats by the SLOT SELECTION method. Each stat consists of 64KB.

*SLOT HO : MSX BASIC INTERPRETER ROM WERSION 32KB

*SLOT #1 : EXTERNAL CARTRIDGE SLOT

*SLOT H2 : MSX SYSTEM INTERNAL D-RAM 64KB

*SLOT #3 *EXTERNAL EXPANSION SLOT

Among the expansion and cartridge stot signals (50 rins). CPU address and control signals are connected through the HEX BUFFER (74L9367*4), but not the DATA BUS (DO-D7).

6. 2. SLOT SELECTION CIRCUIT

Stot selection set through PORT A of the P.P.I chir(INTEL 8255A) by the DATA BUS(D0-D7). The PORT A in the P.P.I LSI is wired to 8-to-2 ENCODER (74LS153) by the 8-bit parallel line. SLOT SELECTION is derending on the content of PORT A register in P.P.I As example, if you want to select the SLOT H3(ADDRESS: 4000HEX-7FFFHEX), you should write a data(ACHEX) to the PORT A register in P.P.I.

,								
CS3H	C33L	CS2H	CS2L	CSIH	CSIL	C20H	CSUL	
		1		1	1		n	
	u 							
		Á				С		
1								

If you input AChex data to PORT A of P.P.I chir(INTEL 8255), it allows access of MSX BASIC INTERPRETER in SLOT #0, internal D-RAM in SLOT #2 and external cartridge ROM in SLOT #3. (for example, assembly language OUT PORTA, ACH is inserted)

6. 3. POWER OH RESET

As you turn on the hower switch PROGRAM COUNTER's content is set to 8000H.

This realster's content set to the system ROM through the address (ine (a)0-a)15) and PORT a resister in P.P.I is set 00H.

8-bit rarallet line of PORT A is connected to 8-to-2 EMCODER (74LS153) and CSOL bit. CSOH bit is selected by 8-to-2 EMCODER (74LS153).

This signal is wired to dual 2-to-4 DECODER(74LS139). In DECODER 1YO(negative) signal is active, SLOT #0 is selected.

Therefore the content of 0000H address in MSX system ROM is read by the CPU.

6.4 VIDEO DISPLAY PROCESSOR: TMS9129NL

*V.D.P. SPECIFICATION

UDP IS DESIGNED TO INTERFACE DIRECTLY WITH THE TMS4416-15(16K*4BIT) D-RAM.


IT IS N-CHANNEL MOS LSI DEVICE USED IN VIDEO SYSTEMS WHERE DATA DISPLAY ON A RASTER-SCANNED HOME COLOR T.V OR COLOR MONITOR IS DESIRED.

THIS DEVICE GENERATES ALL NECESSARY VIDEO, CONTROL AND SYNCHRONIZATION SIGNALS AND ALSO CONTROLS THE STORAGE RETRIEVAL AND REFRESH OF DISPLAY DATA IN THE DYNAMIC SCREEN REFRESH MEMORY.

TMS9129NL HAS A 625 LINE FORMAT FOR USE WITH THE EUROPEAN PAL SYSTEM AND OPERATES ONLY IN A NONINTERLACED MODE. THE UDP HAS FOUR VIDEO DISPLAY MODE

*TEXT MODE, GRAPHIC ONE MODE, GRAPHIC TWO MODE, MULTICOLOR

MODE	RESOLUTION	PATTERN SIZE	PATTERN NO.	coroß	SPRITE	DISPLAY
GRAPHIC I	192*256 PIXEL	8+8 DOT	256	16	OK	24LINE* 32 COL.
GRAPHIC 2	192*256 PIXEL	8*8 DOT	768	16	OK	24 LIME *32 COL.
MULTICOLOR	48*64 BLOCK	4*4 DOT		15	ОK	24 LINE 32 COL.
TEXT	192*256 PIXEL	8*6 Dot	256	16	NO	24 LINE 40 COL.



+U.D.P Interrurt

The UDP interrurt outrut rin is used to senerate an interrurt at the end of each active—display scan, which is about every 1/50 second for the TMS9129. The interrurt outrut is active when the Interrurt Enable bit(IE) in the UDP resister 1 is a "1" and the F bit of the status resister is a "i". Interrurts are cleared when the status resister is read.

*CPU--UDP INTERFACE

The UDP communicates with the CPU via an 8-bit bidirectional data bus.

Three control lines, decoded from the CPU address and enable lines, determines interrretation of the bus. Through the bus, CPU can write to U-RAM, read from U-RAM, write to UDP registers, and read the UDP status register. The UDP also generates interrupt signal after every refresh of the TU display if the interrupt is enabled.

*UDP-VRAM INTERFACE

The VDP can use either TMS4116-15(16k*1) or TMS4416-15/20 (16k*4) dynamic RAMs. AD(0) is used for the eighth RAM address bit in the TMS4416-15/20 RAMs, but not for the TMS4116.


Since the early write cycle is used by the UDP, G on the TMS4416 must be tied to ground.

The UDP accesses up to 16.384kbyte of URAM using a 14-bit URAM address. The UDP fetches data from the URAM in order to process the video image.

The UDP also stores data in or read out data from the URAM during a CPU-URAM data transfer. The UDP automatically refreshes the URAM.

THE UDP-URAM INTERFACE CONSISTS OF A BIDIRECTIONAL 8-BIT DATA BUS AND THREE CONTROL LINES (RAS, CAS, R./W).
THE UDP READS FROM AND WRITES DATA TO THE U-RAM ON THE URAM DATA BUS. THE UDP OUTPUTS THE ADDRESS TO THE URAM OF

THE VRAM ADDRESS BUS.
THE VRAM LOW ADDRESS IS OUTPUT WHEN RAS IS ACTIVE (LOW)
THE COLUMN ADDRESS IS OUTPUT WHEN CAS IS ACTIVE (LOW).
DATA IS OUTPUT TO THE VRAM WHEN R/W IS ACTIVE (LOW).



The UDP generates CPU clock(3.52MHz). A fundamental frequency, parallel-mode X-TAL is used as the frequency reference for the internal clock oscillatotr, which is the master time base for all system operations. This master clock is divided by two to generate the pixel clock(5.3MHz) and by three to provide the CPUCLK(3.58MHz).

*CPU INTERFACE

The UDP interface to the CPU using an 8-bit bidirectional data bus, three control lines, and an interrupt.

- 1. write data bytes to URAM
- 2. read data bytes from URAM
- 3, write to one of the 8-UDP write only registers
- 4, read the UDP status register

The type and direction of data transfers are control by the CSW, CSR, and mode inputs.

CSW is the CPU to UDP write select.

When it is active(low), the B bits on CDO-CD7 are strobed into the UDP.

CSR is the CPU from UDP read select.

When it is active (low), the UDP outputs B bits on CDO-CD7 to the CPU. CSW and CSR should never be simultaneously low at the same time. If both are low, the UDP outputs data on CDO-CD7 and latches invalid data.

Mode determines the source or destination of a read or wrldata transfer. Mode is normally tied to a CPU low address. AO.

*CPU-UDP DATA TRANSFERS

OPERATION	1	DATA 1		3	4	5	6.	7	CSM	CSR	MODE
WRITE TO UDP REG. BYTE 1 DATA WRITE BYTE 2 REG.SELECT	D0 1	D1 0						D7 RS2	ı	1	1
WRITE TO VRAM BYTE 1 ADDR.SETUP BYTE 2 ADDR.SETUP BYTE 3 DATA WRITE	į.	A7 1 D1	A8 A0 D2	A9 A1 D3	A2		A4	A5	0	1 1 1	1 1 0
READ FROM UDP REG. BYTE 1 DATA READ	DO	D1	D2	D3	D4	D5	D6	סס	1	0	1
READ FROM VBAN BYTE 1 ADDR.SETUP BYTE 2 ADDR.SETUP BYTE 3 DATA READ	A6 0 D0	A7 1 D1	A8 A0 D2	A9 A1 D3	_				0 0 1	1 1 0	i 1 0

6.5 PROGRAMMABLE PERTPHERAL INTERFACE

1 6 2 1 1 1 1 1 1 1

8255A FUNCTIONAL DESCRIPTION

GENERAL

The 8255A is a programmable peripheral interfaceCPPD device designed for usein microcomputer sustems. Its function is that of a general purpose 1/0 component to interface peripheral equipment to themicrocomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

DATA BUS BUFFER

This 3-state bidirectional 8-bit is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU.Control words and status information are also transferred through the data bus buffer.

Read/Write and Control logic.

The function of this block is to manage all of th internal and external transfers of both data and control or status words. It accepts inputs from the CPU Address and control busses and in turn, issues commands to both of the control groups.

(ZS)

Chip select.A "low" on this input pin enables the communication between the 8255A and the CPU.

RD.

READ.A "low"on this input pin enables the 8255A to send

the data or statusinformation to the CPU on the data bus.In essence,it allows the CPU $_{\mbox{to}}$ "read from the $\mbox{8255A}$

(WR)

WRITE.A "low" on this input pin enables the CPU to write data or control words into the 8255A/

(A0 and AD)

Porf select 0 and port select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus(AO and A1)

8255A BASIC OPERATION

A1 A0 RD WR CS INPUT OPERATION (READ) 0 0 0 1 0 PORT A DATA BUS 0 1 0 1 0 PORT B DATA BUS 1 0 0 1 0 PORT C DATA BUS						
0 1 0 1 0 PORT B DATA BUS 1 0 0 1 0 PORT C DATA BUS	Α1	ΑO	RI) WI	ei Cs	S INPUT OPERATION (READ)
	O	()	0	1	.0	PORT A DATA BUS
	0	1	0	1	Įο	PORT B DATA BUS
(WRITE) 0	1	O	10	1	[0]	PORT C DATA BUS
0 1 1 0 0 DATA BUSPORT B 1 0 1 0 0 DATA BUS PORT C 1 1 1 0 0 DATA BUSCONTROL			I	I	1	
1 0 1 0 0 DATA BUS PORT C 1 1 1 0 0 DATA BUSCONTROL	ō	0	1	0	0	IDATA BUSPORT A
1 1 1 0 0 DATA BUSCONTROL	0	1	1	0	0	DATA BUSPORT B
	1.	0	1	0	0	DATA BUS PORT C
x x x 1 DATA BUS3 STATE 1 1 0 1 0	1	1	1	[0	10	DATA BUSCONTROL
1 1 0 1 10 ILLEGAL CONDITON			Ī	Ī	1	DISABLE FACTION
	×	×	×	×	1	DATA BUS3 STATE
× × 1 1 0 DATA BUS3 STATE	1	1	10	1	10	ILLEGAL CONDITON
	×	×	1	1	0	DATA BUS3 STATE

(RESET)

Reset.A "high on this input clears the control register and all ports(A,B,C) are set to the input mode. Group A and Group B controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outuputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset".etc, that initialize the functional configuration of the 8255A.

Each of th Control blocks(Group A dnd Group B) accepts "commands" from the internal data bus and issues the proper commands to its associated ports.

Control Group A-Port A and Port C upper(C7-C4)

Control Group B-Port B and Port C:lower(C3-C0)

The Control Word Register can only be writteen into. No read operation of the congfol word register is; allowed.

Ports A.B. and C

The 8255A contains three 8-bit ports(A,B, and C).All can

be configured in swide variety of functional characteristics by the system software but each has its own-special features or "personality" to further enhance the power and flexibility of the 8255A.

<u>Port A.</u>One 8-bit data output latch/buffer and one 8-bit data input latch.

<u>Port 8.</u> One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

<u>Port C.</u> One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port cad be divided into two 4-bit ports under the modé control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.

8255A OPERATIONAL DESCRIPTION.

MODE SELECTION

There are three basic modes of operation that cab be selected by the system software:

Mode O-Basic Input/Output

Mode 1-Strobed Input /Output

Mode 2-Bi-Directional bus

When the reset input goes "high" all ports will be set to the input mode(i.e., all 24 lines will be in the high impedence state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with asimple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode O to monitor simple switch closings or display computational results, Group A could be programmed in mode 1

to monitor a keyboard or tape reader on an interrupt driven basis. The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical 1/O approach will surface. The design of the 8255A has taken into account things such as efficient PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

PSGCProgammable Sound Generator

FEATURES

- *Full software control of sound gener
- *Interfaces to most 8 bit microprocessors,
- *Three independently Programmed Analog Output
- *Two 8-bit General purpose 1/0 Ports
- *Single +5 volt supply

BASIC FUNCTIONS

DA7-DAO (input/output/high impedance):

Data Address 7--0

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG.IN the data mode,DA7-DA0 correspond to Register Array bits B7--B0.In the address mode ,DA3--DA0 select the register number $(0--17_{\mbox{B}})$ and a DA7--DA4 in conjunction with address inputs A9 and A8 for the high order address(chip select)

RESET(input)

For initialization/power-on purposes, applying a logic "O"(ground) to the RESET pin will reset all registers to "O". The reset pin is provided with an on-chip pull-up resistor.

CLOCK(input)

This TTL-compatible input supplies the timing reference for the TONE, NOISE and ENVELOPE GENERATORS.

BDIR, BC2, BC1(input):

Bus Direction, Bus control 2,1

BDIR BC2 BC	CI PSG FUNCTION
0 1 0	INACTIVE
0 1 :	I READ FROM PSG
1 1 (WRITE TO PSG
1 ! 1 '	LATCH ADDRESS

ANALOG CHANNEL A.B.C(output)

Each of these signals is the output of its corresponding D/A converter, and complex sound waveshape generated by the PSG.

10A7-10A0(input/output);10B7-10B0(input/output)

Input/Output A7-A0.87-B0


Each of these two parallel input output ports provides 8 bits of par<mark>all</mark> data to from the PSG/CPU bus from to any external devices

connected to the fower for pins. Each pin is provided with an onchip pull-up resistor, so that when in the "input" mode, all pins will read normally high. Therefore, the recommended method for scanning external switches would be to ground the input bit.

FC-200 POWER PART LIST

C'CT NO.	DESCRIPTION & SPECIFICATION
IC1	IC, REGULATOR STR 9005
IC2	IC.REGULATOR SI-31224
IC3	IC.REGULATOR GL-7912
D1	DIODE, BRIDGE RB-401
D2	DIODE, BRIDGE DBA 208
D3	DIODE, RECTIFIER 1N4001
C1~C2	C, CE 4700MF 16U CE04
C5	C, CE 100MF 16U CE04
C6	C, CE 100MF 25U CE04
C3~C4	C, CE 1000MF 25V CE04
C?	C, CE 470MF 25U CE04
R1	R, CARBON FILM 4.7K-J 1/4W
J1~J4	WIRE, COPPER TIN-COATED
W1	CONN. AY, POWER TO MAIN FC-200
M3	CONN. AY, REMOTE FC-200
F1	FUSE, 2504 2A

	DESC. & SPEC.	C'CT NO.	DESC. & SPEC.
U1	CPU, Z-80A ZILOG	U2 ·	VDP, TMS9129NL PAL VDP
U3	P.S.G.AY-3-8910 G.I	U4	P. P. I. 18255A INTEL
U5A, B	ROM, M-ROM BASIC	U6~U7	D-RAM, TMS4416-15 T. I
U14~U21	D-RAM, HM4864-2DC 64K*1	U26, 33, 48	QUAD MUX, 74LS157
U34	DECODER, 74LS145	U49	QUAD MUX, 74LS157
U44	DECODER, 74LS139	U27	DUAL MPX,74LS153
U45	DECODER, 74LS138	U29~U31	HEX BUFFER, 74LS367
U23, 38, 40	D-F/F, 74LS74	U43	HEX BUFFER, 74L9367
U25, 36, 37	OR, 74LS32	U46	NOR, 74LS02
U35, 42	AND, 74LS08	U39	NAND, 74LS00
U32	HEX INVERT., 74HCU04P	U47, 50	HEX INVERT., 74LS04
U41	OPEN COLL., 74L909	Ų28	2-OP AMP, MPC4559C NEC
U22	8-D F/F,74L9374	U24	QUAD BUFFER, 74LS125
HIC5001	HYBRID IC, HIC5001	C53	TRIMMER CAP., TZ03R300E
RELAY	RELAY, DS1M~DC5V	Q1~Q3	TR,KTC1815GR
D2	DIODE, SWITCHING 1N4148	D1	DIODE, ZENER GZB5, 1-B
C54 C57	CERAMIC CAP.,33PF ELECTRO-CAP.,4.7MF 16U		CERAMIC CAP.470PF 50V
C57	ELECTRO-CAP., 4.7MF 16U	C58	ELECTRO-CAP. 220MF 15U
C57 C4~8, 52	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U	C58 R50~59	ELECTRO-CAP220MF 16U R ARRAY,2.2K*10 1/4W
C57 C4~8, 52 R21~R24	ELECTRO-CAP., 4.7MF 16U	C58 R50~59 R25~R40	ELECTRO-CAP. 220MF 15U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W	C58 R50~59	ELECTRO-CAP220MF 16U R ARRAY,2.2K*10 1/4W R ARRAY,10K*8 1/4W RESISTOR,4.7K-J 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W RESISTOR, 10K-J 1/4W	C58 R50~59 R25~R40 R4,10 R8,9	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W RESISTOR, 10K-J 1/4W 8 RESISTOR, 10K-J 1/4W	C58 R50~59 R25~R40 R4,10 R8,9	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTER, 6.2K-J 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W	C58 R50~59 R25~R40 R4,10 R8,9	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTER, 6.2K-J 1/4W RESISTOR, 3.7K-J 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18 R3, 13, 16 R61	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W RESISTER, 1K-J 1/4W	C58 R50~59 R25~R40 R4,10 R8,9 R14	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTER, 6.2K-J 1/4W RESISTOR, 3.7K-J 1/4W RESISTOR, 5.1K-J 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18 R3, 13, 16 R61 R42~R44	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W RESISTER, 1K-J 1/4W RESISTOR, 1K-J 1/4W	C58 R50~59 R25~R40 R4,10 R8,9 R14 R20	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTER, 6.2K-J 1/4W RESISTOR, 3.7K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 5.2K-J 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18 R3, 13, 16 R61 R42~R44 R11	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K+4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W RESISTER, 1K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 470-J 1/4W	C58 R50~59 R25~R40 R4,10 R8,9 R14 R20 R6 R60 R49	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTER, 6.2K-J 1/4W RESISTOR, 3.7K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 5.2K-J 1/4W RESISTOR, 22K-J 1/4W RESISTOR, 22K-J 1/4W RESISTOR, 330-J 1/4W
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18 R3, 13, 16 R61 R42~R44 R11 PCB COMM.	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 470-J 1/4W RESISTOR, 120-J 1/4W	C58 R50~59 R25~R40 R4,10 R8,9 R14 R20 R6 R60 R49 EXP. CONN	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTOR, 3.7K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 330-J 1/4W RESISTOR, 330-J 1/4W CONN, 50P 6201-050-258
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18 R3, 13, 16 R61 R42~R44 R11 PCB CONN.	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K+4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W RESISTER, 1K-J 1/4W RESISTOR, 170-J 1/4W RESISTOR, 120-J 1/4W CONN, 50P 980-050-039	C58 R50~59 R25~R40 R4,10 R8,9 R14 R20 R6 R60 R49 EXP. CONN	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTOR, 5.2K-J 1/4W RESISTOR, 3.7K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 22K-J 1/4W RESISTOR, 22K-J 1/4W RESISTOR, 330-J 1/4W CONN, 50P 6201-050-258 CONN, 2P MLX 5045-02A
C57 C4~8,52 R21~R24 R5,12,15 R19,47,4 R1,2,18 R3,13,16 R61 R42~R44 R11 PCB CONN. KBD CONN.	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K*4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 470-J 1/4W RESISTOR, 120-J 1/4W CONN, 50P 980-050-039 CONN, 14P 57L-40140-770B	C58 R50~59 R25~R40 R4,10 R8,9 R14 R20 R6 R60 R49 EXP. CONN. P1~P2 KBD CONN.	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTOR, 5.2K-J 1/4W RESISTOR, 3.7K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 330-J 1/4W RESISTOR, 330-J 1/4W CONN, 50P 6201-050-258 CONN, 2P MLX 5045-02A
C57 C4~8, 52 R21~R24 R5, 12, 15 R19, 47, 4 R1, 2, 18 R3, 13, 16 R61 R42~R44 R11 PCB CONN. PRT CONN.	ELECTRO-CAP., 4.7MF 16U CERAMIC CAP., 0.1MF 50U R ARRAY, 10K+4 1/4W RESISTOR, 10K-J 1/4W RESISTOR, 2.2K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 1K-J 1/4W RESISTOR, 1CJ 1/4W CONN, 50P 980-050-039 CONN, 14P 57L-40140-770B	C58 R50~59 R25~R40 R4,10 R8,9 R14 R20 R6 R60 R49 EXP. CONN. P1~P2 KBD CONN.	ELECTRO-CAP. 220MF 16U R ARRAY, 2.2K*10 1/4W R ARRAY, 10K*8 1/4W RESISTOR, 4.7K-J 1/4W RESISTOR, 220-J 1/4W RESISTOR, 5.2K-J 1/4W RESISTOR, 3.7K-J 1/4W RESISTOR, 5.1K-J 1/4W RESISTOR, 22K-J 1/4W RESISTOR, 22K-J 1/4W RESISTOR, 330-J 1/4W CONN, 50P 6201-050-258 CONN, 2P MLX 5045-02A



ŗ.

